Regviz

Freescale Semiconductor /MKM34Z7 /SIM /SOPT1_CFG

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SOPT1_CFG

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Freescale Semiconductor/MKM34Z7/SIM/SOPT1_CFG#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (00)LPTMR0SEL 0 (00)LPTMR1SEL 0 (00)LPTMR2SEL 0 (00)LPTMR3SEL 0 (0)RAMSBDIS 0 (0)RAMBPEN

RAMSBDIS=0, LPTMR3SEL=00, LPTMR2SEL=00, RAMBPEN=0, LPTMR1SEL=00, LPTMR0SEL=00

Description

SOPT1 Configuration Register

Fields

LPTMR0SEL

LP Timer Channel0 Select

0 (00): CMP[0] output

1 (01): CMP[1] output

2 (10): CMP[2] output
LPTMR1SEL

LP Timer Channel1 Select

0 (00): Pad PTE4

1 (01): Pad PTF4

2 (10): Pad PTG1
LPTMR2SEL

LP Timer Channel2 Select

0 (00): Pad PTD6

1 (01): Pad PTF3

2 (10): Pad PTG5
LPTMR3SEL

LP Timer Channel3 Select

0 (00): Pad PTD5

1 (01): Pad PTG0

2 (10): Pad PTG6
RAMSBDIS

Disable source bias of System SRAM arrays during VLPR and VLPW modes.

0 (0): Source bias of System SRAM enabled during VLPR and VLPW modes.

1 (1): Source bias of System SRAM disabled during VLPR and VLPW modes.
RAMBPEN

RAM Bitline Precharge Enable

0 (0): Bitline precharge of system SRAM disabled during VLPR and VLPW modes.

1 (1): Bitline precharge of system SRAM enabled during VLPR and VLPW modes.

Links

()

Register License

Redistribution and use in source and binary forms, with or without modification,\nare permitted provided that the following conditions are met:\n o Redistributions of source code must retain the above copyright notice, this list\n of conditions and the following disclaimer.\n o Redistributions in binary form must reproduce the above copyright notice, this\n list of conditions and the following disclaimer in the documentation and/or\n other materials provided with the distribution.\n o Neither the name of Freescale Semiconductor, Inc. nor the names of its\n contributors may be used to endorse or promote products derived from this\n software without specific prior written permission.\n THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS “AS IS” AND\n ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED\n WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE\n DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR\n ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES\n (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;\n LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON\n ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\n (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS\n SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data